Abstract: The problems faced in generating analytical models for the IGBT and power diode are devising correct equations and determining realistic boundary conditions, especially for 2D features, while ensuring convergence of the models. These issues are addressed in this paper in relation to the temperature dependent modeling of NPT IGBTs and diodes. Simulation and experimental results are presented and compared to validate the modeling approach. 
II. SIMULATION OF THE DISTRIBUTED CHARGE
The behavior of conductivity modulated power devices, such as diodes and IGBTs, depends heavily on the excess carrier (charge) distribution in the wide drift region. In modern IGBTs, the charge profile has a 1D form over about 90% of its volume. This is illustrated in Fig.   1 for an 1600V Non-Punch Through IGBT modeled in 2D in ATLAS, which has a wide n-drift region (about 300µm): It can be seen that the 2D variation is limited approximately to the top 20µm of the device. In the rest of the drift region the charge distribution is basically unidimensional with variations only in the vertical direction. Thus a 1D solution is adequate for the bulk of the device. The majority carrier profile closely matches the minority carrier profile in the IGBT, (quasi neutrality), thus space charge neutrality is assumed. Under these conditions, assuming high-level injection, the charge dynamics are described by the ambipolar diffusion equation:
where D is the ambipolar diffusion coefficient, τ HL is the carrier lifetime within the drift region and p(x,t) is the excess carrier concentration. Leturcq et al. [3] proposed a Fourier based solution for this equation. The representation requires knowledge of the width of the undepleted region and the hole and electron currents at the moving boundaries (x 1 and x 2 ) of the region, which give the gradients of the carrier concentrations, f(t) and g(t) at x 1 and x 2 respectively (Fig. 2) . The f(t) and g(t) are defined as follows:
A is the cross-sectional area of the device, D n and D p are the electron and hole diffusion coefficients, I n1 and I p1 the electron and hole currents at x = x 1 and I n2 and I p2 the electron and hole currents at x = x 2 . Clearly, the success of the approach now depends solely upon developing the boundary conditions, especially those related to the 2D effects in the top of the device.
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A. Diode boundary conditions
The p and n + layers in the diode act as emitter regions when the diode is on. These layers can also be considered recombination sinks as holes from the p layer travel across the drift region to recombine in the n + layer while the reverse happens to electrons from the n + layer. Therefore, the electron current I n1 at the p-n -boundary is a function of the carrier concentration at that boundary according to the following expression [4] :
where h p is the recombination parameter at the p layer and p x1 is the excess carrier concentration at x = x 1 . Thus the hole current at x = x 1 is given by:
where I A is the total anode current through the diode and I disp1 is the displacement current which charges the capacitance of the depletion region as the anode-cathode voltage V AK changes. The situation is similar at the other end of the drift region, for the n --n + junction, where x = x 2 .
The voltage across the diode is comprised of four components; the voltage applied across 
Excess Stored Charge (Space Charge) The diagram is indicative of the situation during turn-off (recovery).
B. IGBT boundary conditions including quasi-2D effects
In the IGBT, the boundary conditions at the collector, x = x 1 , are similar to those of the diode including the total displacement current term.
However, the boundary currents at the emitter, x = x 2 are the MOS channel electrons, the holes collected in the p-well and two displacement currents. The latter are given by the current charging the collector-emitter capacitance, C ce , (formed by the depletion region under the p-well) and the (gate) current charging the gate-collector capacitance, C gc .
These capacitances are both current and voltage dependent, as shown in Then the depletion region has to grow to half of the distance between p-wells, l M , before depletion regions from adjacent cells can meet up and form a depletion region under the gate oxide (illustrated in Fig. 5 ). At this point C dep appears as illustrated in Fig. 5 and W' >0.
With an n -region of length W B and taking W as the length of the stored charge region, then W' is given by:
The C ce and C gc displacement currents, I disp and I GC respectively, are given by: The current dependent aspect arises due to the stored charge and the rate at which it may be removed. It acts as an output capacitance in parallel with the depletion layer [5] , thus increasing C ce and C gc at high currents.
The equation for I p2 is therefore: 
III. PSPICE IMPLEMENTATION
Equations (1), (2) Also, given the truncation of the Fourier series, there is little genuine gain from sampling at a high resolution. The drift region with seven equally spaced sampling points is shown in Fig. 6 .
The charge profile is assumed to be linear between adjacent sampling points [6] . It is important to note that the sampling points move with respect to the device, following the charge profile.
This gives a better definition of the charge profile when the drift region is partially depleted. If sampling points fixed with respect to the device were used, some of them would fall in the depleted region, where the carrier concentration is zero, and a smaller number of sampling points would be available to reconstruct the carrier profile in the undepleted drift region. A similar approach is used for the IGBT. However, the charge drops to zero at the p-well, so the basic 1D profile would predict an unrealistically high resistance. The effect of the accumulation charge under the gate overlap is accounted for by carrying the penultimate sample point value forward to the end of the 1D region (which now becomes that under the gate overlap).
The position of this sampling point is easily defined by the ATLAS simulation, Fig. 7 , to be at approximately 5µm from the gate oxide. 
IV. TEMPERATURE DEPENDENT CHARACTERISTICS OF THE IGBT AND DIODE
Textbook temperature effects are implemented in the equations, with various parameters becoming variables [7] . The equations describing these temperature-dependent parameters in silicon are shown in Table 1 where V th0 is the device threshold voltage at temperature T a = 300K and
where K p0 is the transconductance at 300K.
The actual temperature during operation is determined using an equivalent R-C electrical circuit to represent the thermal resistances and thermal capacitances associated with the various layers that form the power module [8] . Typically there is a silicon layer, a copper layer, an AlN (or Alumina) layer, a copper substrate and finally the heatsink. The silicon layer temperature affects the value of parameters in silicon according to equations (12)-(13) and the equations in Table 1 .
Parameter Temperature Dependence Equation
Carrier lifetime Table 1 . Equations describing temperature dependence of various semiconductor properties in silicon.
V. RESULTS-IGBT TRANSIENT OPERATION
The switching waveforms of a Dynex 1600V, 75A IGBT chip, with a gate drive of +15V, -5V are shown in Fig. 8 . Important features related to the charge behavior can be seen: the current tail at turn off and the voltage tail at turn on. Resistive load switching here emphasizes the IGBT's characteristics by avoiding diode recovery and the snubber effect of stray inductance. Other stray elements also have a significant effect, the most important being the emitter inductance coupled between the gate circuit and the collector circuit [10] . The effect of this inductance is to slow the turn-on, in the same manner as a gate resistor. Thus the model of an IGBT module needs these strays to be parameterised well if an IGBT chip model based on geometrical data is to give valid results.
Here, the majority of the parameters for the IGBT and diode are simple structural details such as the geometry, the n -region doping concentration and the carrier lifetime. These features are not treated as secrets by manufacturers. Indeed, such details are available for the Kraus models [11] . The more sensitive details, such as the design of the low efficiency p-emitter and the p-well can remain confidential as the model does not require the related geometrical information: the h p parameter for the p-emitter is a sufficient description for the model and the pwell is reversed biased throughout. This can be derived effectively from the on-state charge profile, which the manufacturers are able to generate using their own 2D software. Alternatively, the current waveform may be used, and the model fitted. However, in the case of fitting, the carrier lifetime should be known (again most manufacturers would divulge this information if a serious need arises). Thus, the models can be parameterized easily.
VIII. CONCLUSIONS
The addition of quasi-2D boundary conditions to the IGBT model allows accurate modelling based only on geometrical information on the device construction, without the need to introduce various 'technology parameters'. In particular the turn-off delay due to the Miller effect is accurately captured. This is a significant step in the direction of creating a truly physics-based model, which captures the physical mechanisms determining the device behavior. Thus the model parameters can be defined easily. The technology parameters needed in the IGBT and diode models relate to the junction recombination behavior and serve to account for very detailed and confidential aspects of the processing.
As a result of only employing well-established physical models, it is possible to implement the electro-thermal conditions directly, again using well-established formulae. This allows the user to interpret the simulation results and gives a high degree of confidence in the results regardless of the operating conditions. Further work is required to account for localized carrier lifetime control and to define stray inductances in the packaging. Finally, the fast run times are consistent with the use of such a detailed model in circuit simulation and the models are capable of producing very useful results over a wide temperature range.
